
Appln. Filing Date: September 18, 2001
Tele: Multiplier Unit in Reconfigurable Chipentor: Gary N. Lai et al.
Application Serial No: 09/955,913

1/21 Reset, Misc, JTAG etc. PLL 24 26 RR Bus Arbitrator and Scheduling 127:0 Memory Bus 63:0 Memory Controller FIG. 1A PCI Host Interface Bus Interface PCI Core (Master/Target) 127:0 ,31:0 PCI Bus DMA DMA 127:0 From JTAG Host Control and Debug Interface RR RoadRunner Bus Dependency Checking Table (DCT, 22 LD/ST Unit Core Registers I\$ Control ALU CPU Stream Buffer RR Bus Interface 127:0 Interrupt Control Counter/Timer LD/ST RAM Code RAM Scratch Pad \$1

1)

Appln. Filing Date: September 18, 2001
Title: Multiplier Unit in Reconfigurable Chip
Inve Cr: Gary N. Lai et al.
Application Serial No: 09/955,913




Appln. Filing Date: September 18, 2001

Title Multiplier Unit in Reconfigurable Chip
In Cor: Gary N. Lai et al.

Application Serial No: 09/955,913 3/21 C7LTile 0 Tile 2 MS7 Slice Re-Cconfigure Logic. Slice 2 Tile 0 MS7 Tile 2 S Dedicated Logic Programmable 10 7/2 DPU Tile 0 MS7 Tile 2 Slice 0 Tile 0 Tile 2 NS7 Slice 28

APPLN. FILING DATE: SEPTEMBER 18, 2001
TITLE: MULTIPLIER UNIT IN RECONFIGURABLE CHIP
NVENTOR: GARY N. LAI ET AL.
APPLICATION SERIAL NO: 09/955,913



Appin. Filing Date: September 18, 2001
The: Multiplier Unit in Reconfigurable Chip entor: Gary N. Lai et al.
Application Serial No: 09/955,913




FIG. 3

Appln. Filing Date: September 18, 2001
Title: Multiplier Unit in Reconfigurable Chip
In Stor: Gary N. Lai et al.
Application Serial No: 09/955,913

CODE (real,img)	mapping	result.real	result.img
00	+1,+1	+r	+i
01	+1,-1	+i	-r
10	-1,+1		+r
11	-1,1	<u>-r</u>	

		<del>, ,                                    </del>	<del></del>	
OPCODE	Despreader	4XDESP	8XDESP	16XCorrelate
mux		C src bit	C src bit	C src bit
negate unit				
x00	T0.img	c[0,1]	c[0,1]	c[0,1]
x01	T0.img	c[2,3]	c[4,5]	c[2,3]
x02	T0.img	c[4,5]	c[8,9]	c[4,5]
x03	T0.img	c[6,7]	c[12,13]	c[6,7]
x04	T0.img	_	c[2,3]	c[8,9]
x05	T0.img		c[6,7]	c[10,11]
x06	T0.img	_	c[10,11]	c[12,13]
x07	T0.img		c[14,15]	c[14,15]
y08	T0.real	c[0,1]	c[0,1]	c[0,1]
у09	TO.real	c[2,3]	c[4,5]	c[2,3]
<i>y</i> 10	T0.real	c[4,5]	c[8,9]	c[4,5]
<i>y</i> 11	T0.real	c[6,7]	c[12,13]	c[6,7]
y12	T0.real	_	c[2,3]	c[8,9]
y13	T0.real	_	c[6,7]	c[10,11]
y14	T0.real	_	c[10,11]	c[12,13]
y15	T0.real	- -	c[14,15]	c[14,15]
x16	T1.img	c[16,17]	c[16,17]	c[16,17]
x17	T1.img	c[18,19]	c[20,21]	c[18,19]
x18	T1.img	c[20,21]	c[24,25]	c[20,21]
x19	T1.img	c[22,23]	c[28,29]	c[22,23]
x20	T1.img	_	c[18,19]	c[24,25]
x21	T1.img		c[22,23]	c[26,27]
x22	T1.img		c[26,27]	c[28,29]
x23	T1.img T1.real	- - - - - - -	c[30,31]	c[30,31]
y24	T1.real	c[16,17]	c[16,17]	c[16,17]
y25		c[18,19]	c[20,21] c[24,25]	c[18,19] c[20,21]
<i>y26</i>	T1.real T1.real	c[20,21] c[22,23]	c[28,29]	c[22,23]
y27	T1.real	_	c[18,19]	c[24,25]
y28 y29	T1.real	_	c[22,23]	c[24,25]
y30	T1.real		c[26,27]	c[28,29]
y30 y31	T1.real		c[30,31]	c[30,31]
<u></u>	i i i i Gui		<i>[ 0,01]</i>	<i>[ 0,01]</i>

Appln. Filing Date: September 18, 2001

Tele: Multiplier Unit in Reconfigurable Chip
entor: Gary N. Lai et al.

Application Serial No: 09/955,913







FIG. 5


APPLN. FILING DATE: SEPTEMBER 18, 2001
TELE: MULTIPLIER UNIT IN RECONFIGURABLE CHIP

INTENTOR: GARY N. LAI ET AL. APPLICATION SERIAL NO: 09/955,913

PN CODE	MAPPING	45' ROTATED SCALES	COMPLEX MULTIPLICATION	RESULT
00	(1,1)	(1,0)	i · (a+jb)	(a+jb)
01	(1,-1)	(0,-1)	-j · (a+jb)	(b-ja)
11	(-1,-1)	(-1,0)	-i · (a+jb)	(-a-jb)
10	(-1,1)	(0,1)	j · (a+jb)	(-b+ja)

FIG. 6A





Appln. Filing Date: September 18, 2001


Title Multiplier Unit in Reconfigurable Chip
Incor: Gary N. Lai et al.

Application Serial No: 09/955,913

9/21

Despreading Implementation 1

The diagram below implements a 4 chip despreader to two differents CODE codes.



16-bit implementation of despreading opcode

CODE	0[31:16]=	0[15:0]=
00	-H=-(I-Q)	L=-(I+Q)
01	-L = -(I + Q)	H=(I-Q)
10	L=(I+Q)	-H=-(I-Q)
11	H=(I-Q)	L = (I + Q)


CODE(real,img)	result.real	result.img	
00->-1,-1	-(r-i)	-(r+i)	
01->-1,1	-(r+i)	r-i	
10->1,-1	r+i	−(r−i)	
11->1,1	r-i	r+i	FIG. 8

Appln. Filing Date: September 18, 2001
Time Multiplier Unit in Reconfigurable Chip

In Stor: Gary N. Lai et al.

Application Serial No: 09/955,913

Function	Output	Function
Despreader Trees0	00[15:00]	real-i
Despreader Trees1	00[31:16]	imaginary–q
Despreader Trees2	01[15:00]	real—i
Despreader Trees3	01[31:16]	imaginary–q



Appln. Filing Date: September 18, 2001
Tele: Multiplier Unit in Reconfigurable Chipentor: Gary N. Lai et al.
Application Serial No: 09/955,913

11/21

Despreader integration with input and Output muxes





FIG. 10

Appln. Filing Date: September 18, 2001
Title Multiplier Unit in Reconfigurable Chip
Inverse: Gary N. Lai et al.
Application Serial No: 09/955,913




Appln. Filing Date: September 18, 2001 Title: Multiplier Unit in Reconfigurable Ship

Inventor: Gary N. Lai et al.

Application Serial No: 09/955,913

## 13/21



- -32-bit chain output is added with all zero in the 2x mult before being sent to output mux 1.
- -2 32-bit packed outputs CO and C1 are added together before being sent to output mux O.

## FIG. 13


Appln. Filing Date: September 18, 2001 itle: Multiplier Unit in Reconfigurable Chip inventor: Gary N. Lai et al. Application Serial No: 09/955,913


## 14/21


mode	code	real result	img result
complex	00	real	img
complex	01	img	-real
complex	10	-img	real
complex	10	-real	-img
complex-cnj	00	real	img
complex-cnj	01	img	-real
complex-cnj	10	-img	real
complex-cnj	11	-real	-img
real-r*	Ox	real	
real-r	1x	-real	
real—i**	хO		img
real—i	x1		-img
zero	XX	real	img


- \* real mode selects the real input and uses code[1] to control negation for the real output.
- \*\* real mode select the img input and uses code[0] to control negation for the img output.

FIG. 14









Appln. Filing Date: September 18, 2001

Pitle: Multiplier Unit in Reconfigurable Chip
Inventor: Gary N. Lai et al.

Application Serial No: 09/955,913

16/21 DPU DPU DPU DPU DPU DPU DPU DESPREADER/CORRELATOR DPU DPU DPU DPU DPU DPU DPU 144 \ DESPREADER/CORRELATOR DPU DPU DPU DPU DPU DPU DPU DESPREADER/CORRELATOR FIG. 18 APPLN. FILING DATE: SEPTEMBER 18, 2001
TITLE: MULTIPLIER UNIT IN RECONFIGURABLE CHIP

INVENTOR: GARY N. LAI ET AL. APPLICATION SERIAL NO: 09/955,913




FIG. 19

Appln. Filing Date: September 18, 2001

Sitle: Multiplier Unit in Reconfigurable Chip Inventor: Gary N. Lai et al.

Application Serial No: 09/955,913

18/21




FIG. 20

Appln. Filing Date: September 18, 2001 le: Multiplier Unit in Reconfigurable Chin Inventor: Gary N. Lai et al. Application Serial No: 09/955,913

19/21

....

	Inputmux0		
	Inputmux0		
	Multmux2 Multmux0 Multmux3 Multmux1		
Other Units	Mult2	Mult0	
	Mult3	Mult1	
		Corr Tree O	
	Desp/C	Corr Tree 1	
	Desp/Corr Tree 2		
	Desp/Corr Tree 3		
	Adder0		
	Adder1		
	Adder2		
	Adder3		
	Outputmux0		
	Outputmux1		

FIG. 21

Appln. Filing Date: September 18, 2001
Fitle: Multiplier Unit in Reconfigurable Chip
Inventor: Gary N. Lai et al.
Application Serial No: 09/955,913




FIG. 22B

Register

Appln. Filing Date: September 18, 2001 itle: Multiplier Unit in Reconfigurable Chip Inventor: Gary N. Lai et al. Application Serial No: 09/955,913

## 21/21

The A and B input muxes select from the following sets of 32-bit signals:

